In this paper the spectral density of the additive jitter noise in continuous time (CT) Delta-Sigma modulators (DSM) is derived analytically. Making use of the analytic results, extracted in this paper, a novel method for elimination of the damaging effects of the clock jitter in continuous time Delta-Sigma modulators is proposed. In this method instead of the conventional waveforms used in the feedback path of CT DSM's such as the non return to-zero, the return to-zero, and the half delay return to-zero, an impulse waveform is employed.
Introduction
Delta-Sigma modulation is an ubiquitous technique widely used in mixed-signal integrated circuits to achieve high resolution systems such as over-sampling data converters, and frequency synthesizers. Depending on the implementation there are two types of Delta-Sigma modulators: discrete time and continuous time. The continuously decreasing supply voltage of recent CMOS technologies is causing important limitations to the performances of discrete time (DT) Delta-Sigma modulators. The parasitic characteristics of the switches such as high switch resistance, settling-time errors, clock feed-through, and charge injection, limit the accuracy and the sampling frequency. In the other hand, CT DeltaSigma modulators do not suffer from these limitations and may therefore be capable of achieving higher performances in recent low-voltage CMOS processes [1] , [2] .
In DT Delta-Sigma modulators the unity gain frequency of operational amplifiers must be at least three to five times the sampling rate. Therefore a high quiescent current is required to achieve a high bandwidth, leading to higher power consumption in DT modulators. In the other hand, unity gain frequencies of opamp's in CT Delta-Sigma modulators are usually lower than the sampling frequency. As a result, for low-voltage, high frequency, and low-power applications, it can be concluded that a CT Delta-Sigma modulator has better performance than its DT counterpart. However; there are some disadvantages with CT Delta-Sigma modulators such as the excess loop delay, DAC output rise and fall time asymmetry, and the clock jitter [3] , [4] . Clock jitter adds a random phase modulation to the modulator feedback signal, which flattens the spectral density of the quantization noise in the band of interest and hence degrades the converter resolution. Even with a perfectly uniform sampling clock, similar whitening can be caused by meta-stability in the quantizer. A real quantizer has finite regeneration gain, and thus, quantizer inputs near zero take longer to resolve [5] .
In this paper a novel method for elimination of the damaging effects of the clock jitter in continuous time DeltaSigma modulators is proposed. In this method instead of the conventional waveforms used in the feedback path of the CT DSM's such as the non return to-zero, the return tozero, and the half delay return to-zero, an impulse waveform is employed. In Sect. 2 the conventional CT Delta-Sigma modulators are described briefly. In Sect. 3 the clock jitter is modeled as an additive noise and its spectral density is extracted analytically. The proposed idea for the elimination of the clock jitter effects is described in Sect. 4. The circuit level implementation of the proposed idea is described in Sect. 5. The simulation results are summarized in Sect. 6 and finally the paper is concluded in Sect. 7.
Continuous Time Delta-Sigma Modulators
Knowledge of the equivalence allows us to perform the CT Delta-Sigma loop filter design in the DT domain, exploiting the useful toolboxes that are available for DT modulators. Once we have chosen, H(z) as a loop-gain of a DT DeltaSigma modulator, we may find H(s) to implement the CT modulator with identical behavior, assuming a certain type of DAC pulse [3] , [6] , [7] . For simplicity, we assume a perfectly rectangular DAC pulse of magnitude 1 that lasts in time from α to β [6] :
Where the variables α and β are normalized versus the clock period T . Shoaei, and Cherry have performed a complete analyses, and their results can be concluded as follows:
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The block diagram of a second order continuous time DeltaSigma modulator is shown in Fig. 1 . Utilizing the CT-DT equivalence, described in Eqs. (2) and (3), the loop gain of the system can be calculated in CT and DT domain, respectively. Assuming the loop gain is equivalent to the optimal form of a second order DT DSM, mentioned in relation (5), the feedback coefficients of the system are derived as follow [6] :
The major problem of the CT DSM's is their sensitivity to the non-idealities of the DAC waveform. The presence of the clock jitter in the DAC waveform changes both the duration and position of the DAC waveform, causing the system loop-gain to vary. In other words, the clock jitter causes a time-variant behavior for a CT Delta-Sigma modulator. This description of the clock jitter in the CT DSM's is problematical as it requires investigating a time-variant system. The clock jitter can also be represented as an additive noise in the feedback path, modeling a time-invariant system. In Sect. 3 the additive noise description of the clock jitter is developed analytically.
Spectral Density of the Additive Jitter Noise
A real waveform of the feedback of a CT DSM is shown in Fig. 2(a) , involving the damaging effects of the clock jitter. This waveform can be decomposed to an ideal output waveform of a CT DSM and an additive clock jitter waveform, as shown in Fig. 2 (a) [5] . Therefore the effect of the clock jitter can be modeled as an additive noise in the feedback path of a CT DSM, as shown in Fig. 2 
(b).
The additive clock jitter waveform j(t) is described in relation (7) in which the parameter g is a deterministic parameter to control the amplitude of the rectangular waveform Π(t) and the random parameter α(i) represents the amount of the time deviation of the clock jitter. The parameter A i , the level of the jitter pulse shown in Fig. 2(a) , is a random process with the stochastic properties as described in relations (8), (9), and (10). In these relations P(.), R A (., .) and E[.] represent the probability, correlation, and expectation functions, respectively. In the following analyses the rectangular and triangular functions are utilized. These functions are shown in Fig. 3 .
A i ∈ {2, −2, 0} (8)
Now the correlation function of the random process j(t) is derived as follows:
Assuming independence between random variables α and A, we have:
Utilizing relation (10), relation (12) is simplified further as follows:
In order to derive the spectral density of the process j(t) the correlation function R j (t, t + τ) is averaged in time domain as described in relation (14), and then the Fourier transform is applied on the relation (14). In relations (15) and (16) some beneficial manipulations are performed. In order to average the correlation function in time domain, the infinite ∞ is approximated by NT . Obviously for infinite value of N this approximation is valid. The parameter T represents the clock period of the system.
Assuming the random process α is stationary, the spectral density function in (16) can be represented as described in (17). The relation (18) is another description of (17) in which p α (.) is the probability density function (pdf) of the random variable α. Also the variable f represents the frequency.
Fig. 4 The spectral density of the additive jitter noise.
Making use of the relation (18), for a gaussian probability density function of the clock jitter, the spectral density of the additive noise of the clock jitter is extracted as shown in Fig. 4 . As shown in Fig. 4 , for in-band frequencies of a CT DSM, the spectral density of the clock jitter is approximately flat. Therefore to estimate the in-band power of the additive noise of the clock jitter, we have:
and,
Assuming α = 0 and using the definition of the oversampling ratio OS R = f s 2B , the in-band power of the additive noise of the clock jitter P j , is rewritten as (21) in which σ 2 t is the variance of the clock jitter. It should be mentioned that these formulas are valid for feedback waveforms whose duration time is T like the non-return to-zero (NRZ) waveform. For return to-zero (RZ) or half delay return to-zero (HRZ) waveforms that their duration time is less than T , some modifications should be performed in the above formulas.
In [5] a non-analytical formula like relation (21) is proposed in which an empirical coefficient is determined by the behavioral simulation of the modulator. For NRZ feedback waveform its value is 2.8. In this paper using an analytical approach, that coefficient is extracted about 8 3 . Also the spectrum of the clock jitter is estimated.
Reduction of the Clock Jitter Effects
Through a careful attention on the above analyses it appears that decreasing the amplitude of the jitter waveform, g lowers the amount of the additive noise power of the clock jitter. To achieve this purpose, a constraint is introduced as described in relation (23) so that the surface beneath the feedback waveform is kept approximately constant. The reason is that the feedback signal is driving an integrator circuit, and as long as Eq. (23) is satisfied, the selection of the feedback waveform does not change the integrator output. In relation (23), the parameter k n represents a feedback coefficient of an NRZ waveform like those shown in Fig. 1 .
In Fig. 5(a) and Fig. 5 (b) two beneficial waveforms are depicted. The main idea behind these waveforms is that at sampling instances, happening at k × T , the amplitude of the feedback waveform should be chosen as low as possible so that the error of the integrator due to the clock jitter is negligible. However; the realization of the waveforms like Fig. 5(a) and Fig. 5(b) is difficult. In this paper an impulse waveform, shown in Fig. 5(c) , is employed for the clock jitter desensitization. Since the impulse waveform is obtained by increasing the peak of a waveform like Fig. 5(a) and decreasing its duration so that the constraint (23) is met, the amplitude of that at the clock instances will be very small (zero ideally), removing the additive jitter noise completely. Now the loop gain of a CT DSM with an impulse waveform should be derived. In Sect. 2, the z-domain loop-gain extraction of a CT DSM with a rectangular feedback waveform is described but those formulas are not applicable to the impulse DAC waveform case. In order to extract the z-domain loop-gain of a second order CT DSM with an impulse DAC waveform, the input voltage of the quantizer versus the DAC waveform is derived in Laplace domain as fol- Figure 6 is beneficial for better understanding of the above formulas. In the above equations δ(t), and U(t) refer to the Delta-Dirac and step functions respectively. Alsô v o (t) is the time domain representation of theV o (s), and L refers to Laplace transform. In order to extract the equiva-lent z-domain loop-gain transfer function we should use the samples ofv o (t) at k × T instances as follows:
Since Z {δ(n)} = 1, the z-domain loop-gain of the system H(z) is obtained as follows:
Making use of the equivalence between the loop-gain of the system, Eq. (28), and the optimal loop gain, Eq. (5), the coefficients of the system are derived as follows. In this paper the parameter τ is chosen equal to T 2 . However; to provide a more relax condition for the settling of the opamp output, the designer can choose a lower value for τ.
It should be mentioned that although in this method the additive jitter noise, directly adding to the input signal, is completely eliminated, it can influence the coefficients of the loop gain of the system because the feedback waveform can change from δ(t − τ) to δ(t − τ − α). The parameter α represents the clock jitter, and considering its presence, in relation (28), instead of τ, τ + α should be substituted. However; it is not an important problem like the additive jitter noise because the clock jitter α is substantially smaller than τ.
Circuit Implementation
In Sect. 4, the benefits of the selection of an impulse DAC waveform in a CT DSM are proven analytically, and the coefficients of the system are derived. However; the question of its realization is remained to be answered. Beside the derivation of the spectral density function of the additive jitter noise, the selection of the impulse waveform in the feedback path and derivation of the coefficients of the system, the suggested approach for its realized circuitries is the other main advantage of this paper.
Consider an NRZ waveform pushing the current into the integrating capacitor, C of an active RC integrator as shown in Fig. 7(a) . In an ideal case the amount of the charge transferred to the integrating capacitor through the feedback path is calculated as shown in relation (30). In a CT DSM with an NRZ feedback waveform, this charge is gradually transferred to the integrating capacitor, C involving problems such as clock jitter effects and imprecise resistor effects. In the proposed approach in order to realize an impulse waveform in the feedback path, instead of a gradual charge transfer, an abrupt charge transfer is performed as shown in Fig. 7(b) . In this approach the amount of the sampling capacitor, C s is chosen as follows. The parameter k n represents the feedback coefficient of the system.
The above expression is a simplified argument, and it is beneficial to understand the concept of the employment of an impulse DAC waveform in a CT DSM. In a more accurate expression, the amount of the sampling capacitor can be calculated as follow. Assuming the quantizer output equal to ±δ(n) and considering only the feedback path related to k n1 , the integrator output,v o (t) is calculated as relation (31) in which U(t) is a step function. Appling the Laplace transform to relation (31), relation (32) is derived. In the other hand, considering the block diagram of the CT DSM, shown in Fig. 6 ,V o (s) is determined as relation (33). In relation (33) only the feedback path of k n1 is considered.
Since in Fig. 6 and Fig. 7(b) the gains of the feedforward path of the second integrators are and (33) and utilizing relation (34), the sampling capacitor, C s is derived as shown in relation (30).
In Fig. 8(a) a conventional active RC realization of a second order CT DSM is depicted in which an NRZ DAC waveform is employed. The proposed circuits for the realization of a second order CT DSM with an impulse DAC waveform is shown in Fig. 8(b) . In this approach beside the elimination of the damaging influences of the clock jitter, the imprecise RC constant is substituted with an accurate C s C ratio, an accurate reference voltage and an accurate timing. This architecture is also robust against the excess loop delay of the comparator because at the decision time of the comparator, the capacitor C s is being charged and the comparator delay is bypassed in this way.
The advantages of the proposed CT DSM over the conventional CT DSM are explained in the above paragraphs. However; since the proposed structure is a limit case between the CT and DT Delta Sigma modulators, the differences between the proposed structure and DT DSM are summarized in the following paragraph. In DT DSM's the sampling time of the integrators is about T 2 and therefore the settling-time of opamp's is T 2 too. This is mainly due to have equal sampling and hold times in the stages of the modulator. In the proposed structure a time invariant reference voltage is being sampled. Thus a designer can choose τ seconds, τ ≤ T 2 for sampling of the reference voltage and T − τ seconds for settling-time of opamp's. With this strategy the settling behavior of opamp's will be relaxed more. Also in a DT DSM any error of the input signal sampling switch such as charge injection, clock feed-through, finite settling time and switch thermal noise is transferred to the modulator output identically as the input signal, degrading the modulator performance whereas in the proposed structure since the sampling of the input signal is occurred inside the loop, therefore the mentioned switch non-idealities are shaped out of the frequency band of interest just like the quantization noise. However one drawback of the proposed structure is its imprecise feed-forward coefficients, determined by the 1 R×C . It can be concluded that the proposed structure is more immune against the sampling switch non-idealities in comparison with DT DSM's. Since the new low voltage CMOS technologies provide imprecise switches, therefore the proposed structure is a good choice for low voltage DSM's.
Simulation Results
In order to verify the above analytical results, some simulations are performed with MATLAB and HSPICE softwares. In Fig. 9 the influences of the clock jitter on the SNR of both conventional second order CT DSM and proposed second order CT DSM are depicted. In this simulation the parameter OSR is 128, and a 8192 points FFT is used for SNR calculation. Also the clock jitter is assumed to have a zero-mean Gaussian pdf with a standard deviation of σ t . This simulation declares that in a conventional CT DSM in- Fig. 9 The influences of the clock jitter on the SNR of both conventional 2 nd order CT DSM and proposed 2 nd order CT DSM. creasing the jitter standard deviation is really detrimental, for example, for σ t = 1.5 × 10 −4 × T the SNR loss is about 8 dB whereas in the proposed CT DSM the immunity of the modulator against the influences of clock jitter is high.
Both the conventional circuit shown in Fig. 8(a) and the proposed circuit shown in Fig. 8(b) are simulated with HSPICE behaviorally. The output voltages of the first integrator of both structures are shown in Fig. 10(a) and Fig. 10(b) , respectively. Comparing these results, it is observed that the waveform corresponding to the proposed circuit has some jumps at the clock instances.
These jumps are due to the feedback signal holding at k × T + τ instances. Since the settling time of the opamp's of the proposed circuit is about τ second lower than that of the conventional structure, these jumps impose more difficult conditions for the design of opamp's. The output voltages of the second integrator of both structures are shown in Fig. 10(c) and Fig. 10(d) , respectively.
The spectrums of the output of the CT DSM's, shown in Fig. 1 and Fig. 6 , for both conventional and jitterinsensitive proposed circuits, are depicted in Fig. 11 . In this figure the flatness of the spectrum of the quantization noise in the band of interest due to the clock jitter is observed. Assuming a clock jitter with a standard deviation of σ t = 0.004 × T , the conventional structure results in 48 dB SNR, but the proposed circuit results in 78 dB SNR, as almost expected ideally.
Conclusion
In this paper the spectral density of the additive jitter noise in continuous time (CT) Delta-Sigma modulators (DSM) is derived analytically. Making use of the analytic results, extracted in this paper, a novel method for elimination of the damaging effects of the clock jitter in continuous time DeltaSigma modulators is proposed. In this method instead of the conventional waveforms used in the feedback path of the CT DSM's such as the non return to-zero, the return to-zero, and the half delay return to-zero, an impulse waveform is employed. Also in order to realize the proposed method, the required circuitries are presented. Also some simulations are performed with HSPICE and MATLAB, confirming the validity of the proposed method for the clock jitter desensitization.
